Tag: memory

  • Timing concerns of delay line style memory

    Timing concerns of delay line style memory

    I was getting bent out of shape that I needed to somehow reconstruct the system clock out of the data stored inside a delay line. But fooling around with an old discrete delay line simulation in a circuit simulator by replacing the giant stack of flip flops with a proper length delay line shows that…